l

2

3.

	What is Claimed:
1	1. A process of joining an integrated circuit (IC) chip to a
2	microelectronic circuit card comprising the steps of:
3	depositing a ball comprising lead (Pb) on solder wettable input/output
4	(I/O) terminals of said IC chip such that said ball has an exposed surface;
5	depositing a layer of tin (Sn) having a thickness on the exposed surface
6	of said ball;
7	providing a matching footprint of solder wettable I/O terminals on said
8	microelectronic circuit card;
9	aligning said ball on said IC chip with the corresponding footprint on
10	said microelectronic circuit card;
11	reflowing said layer of Sn to form a Pb/Sn eutectic alloy on said ball to
12	bond said IC chip to said microelectronic circuit card; and
13	heating said Pb/Sn eutectic alloy for a predetermined time at a
14	predetermined temperature to diffuse and intermix Sn from said Pb/Sn eutectic alloy
15	and Pb from said ball.
1	2. The process of claim 1, wherein the thickness of said layer of Sn
2	is less than 10.2 μm (0.4 mils).

150°C and the predetermined time is in the range between 4 and 5 hours.

The process of claim 1, wherein the predetermined temperature is

	$\cdot$
1	The process of claim 1 whomein the star of lastic 1:55
1	4. The process of claim 1, wherein the step of heating diffuses
2	substantially all of the Sn in said Pb/Sn eutectic alloy into said ball to form an
. 3	assembly having a weight composition of about 97/3 Pb/Sn.
1	5. The process of claim 1, wherein said solder wettable I/O
2	terminals on said microelectronic circuit card are copper (Cu).
1	6. A process of joining an IC chip to a microelectronic circuit card
2	comprising the steps of:
3	depositing a ball comprising Pb on solder wettable I/O terminals of said
4	IC chip such that said ball has an exposed surface;
5	providing a matching footprint of solder wettable I/O terminals on said
6	microelectronic circuit card;
7	depositing a layer of Sn having a thickness on said solder wettable I/O
8	terminals on said microelectronic circuit card;
_	
9	aligning said ball on said IC chip with said layer of Sn on said
10	corresponding footprint on said microelectronic circuit card;
11	reflowing said layer of Sn to form a Pb/Sn eutectic alloy on said ball to
12	bond said IC chip to said microelectronic circuit card; and
12	heating said Ph/Sp system allow for a good to the
13	heating said Pb/Sn eutedtic alloy for a predetermined time at a
14	predetermined temperature to diffuse and intermix Sn from said Pb/Sn eutectic alloy
15	and Pb from said ball.

1

2

3

13.

7. The process of claim 6, wherein the thickness of said layer of Sn ì is less than  $10.2 \mu m$  (0.4 mils). 2 8. 1 The process of claim 6, wherein the predetermined temperature is 150°C and the predetermined time is in the range between 4 and 5 hours. 2 9. The process of claim 6, wherein the step of heating diffuses 1 substantially all of the Sn in said Pb/Sn exectic alloy into said ball to form an 2 assembly having a weight composition of about 97/3 Pb/Sn. 3 10. The process of claim 6, wherein said solder wettable I/O 1 terminals on said microelectronic circuit card are Cu. 2 An interconnect structure for a semiconductor chip comprising: 11. a Pb{rich ball attached to said semiconductor chip and having an exposed surface; and 3 a thin layer of Sn deposited on said exposed surface of said Pb-rich ball; 4 wherein Sn from said thin layer and Pb from said ball are diffused and 5 intermixed to form an assembly having a weight composition of about 97/3 Pb/Sn. 6 12. 1 The interconnect structure of claim 11, wherein said thin layer of Sn has a thickness of less than 10.2 µm (0.4 mils). 2

An interconnect structure comprising a substrate, said substrate

having at least one Pb-rich ball and at least a portion of said Pb-rich ball having at

least one thin coating of a low melting point metal, wherein the melting point of said

15

16

	<b>\</b>
4	low melting point metal is lower than the melting point of said Pb-rich ball, and said
5	low melting point metal and Pb from said ball are diffused and intermixed to form an
6	assembly having a relatively high melting point.
) I	14. The interconnect structure of claim 13, wherein the thin coating
2	of the low melting point metal has a thickness of less than 10.2 μm (0.4 mils).
1 2	15. A process of capping a Pb-rich ball with at least one layer of low melting point metal, said process comprising the steps of:
.3	a) forming said Pb-rich ball on a substrate;
4 5	b) placing a mask over said Pb-rich ball such that a portion of said Pb-rich ball is exposed;
6	c) depositing at least one layer of a low melting point metal over said
7	Pb-rich ball through said mask, such that at least a portion of said Pb-rich ball has a
8	capping layer of said low melting point metal;
9	d) heating said Pb-rich ball and said capping layer of said low melting
10	point metal to form a eutectic alloy having a Pb-rich core and a cap region of said low
11	melting point metal;

e) annealing said eutectic alloy such that one of said low melting point metal from said cap region is diffused into said Pb-rich core and Pb from said Pb-rich core is diffused into low melting point metal from said cap region,

wherein the melting point of said low melting point metal is lower than the melting point of Pb.

Sn.

SUB ]

Sol 2

3

1

2

1

2

16. The process of claim 15, wherein said low melting point metal is

17. The process of claim 16, wherein substantially all of the Sn is diffused into said Pb-rich core to form an assembly having a weight composition of about 97/3 Pb/Sn.

18. The process of claim 17, wherein the step of annealing is performed at 150°C for a time in the range between 4 and 5 hours.

19. The process of claim 15, wherein said capping layer of said low melting point metal has a thickness of less than 10.2  $\mu$ m (0.4 mils).